Computing VLSI

VLSI } 004 } Clock-Domain-Crossing [CDC] Design Techniques }

This lecture discusses clock domain crossing (CDC) design techniques, single bit CDC signals, multi-bit CDC signals, 2-stage synchronizing flip-flops, 3-stage synchronizing flip-flops, meta-stability, MTBF, high-speed design considerations, and in general basic principles for multi-clock design.

Do not forget to [ ►Subscribe ] { Leprofesseur } channel on YouTube.


 11,324 total views,  4 views today

Leave a Reply

Your email address will not be published. Required fields are marked *

This site uses Akismet to reduce spam. Learn how your comment data is processed.