⨘ } VLSI } 016 } Do You Write a Good RTL Code }

This lecture discusses important concepts for a good RTL design. The discussion is focused on blocking, non-blocking type of statements in verilog, multiple-drivers, assertions, fsm-deadlock, and in general good digital design practices.

1,900 total views, 2 views today

Leave a Reply

Your email address will not be published. Required fields are marked *

This site uses Akismet to reduce spam. Learn how your comment data is processed.







Knowledge at your fingertips } Rethink the way you learn }™     LEPROFESSEUR }
Skip to toolbar