VLSI } 005 } State Machines }

This lecture discusses a fundamental and an important topic in digital circuit design – state machines. Mealy and Moore variants of sequential state machine are discussed with examples. How to synthesize state machine circuit from state graphs, state transition tables using Boolean equations and Karnaugh map is discussed. A verilog example for synthesizable Moore and Mealy machine is also discussed.

Sincerely,
H.

5,119 total views, 2 views today

Leave a Reply

Your email address will not be published. Required fields are marked *

This site uses Akismet to reduce spam. Learn how your comment data is processed.

Knowledge at your fingertips } Rethink the way you learn }™     Leprofesseur }

 

 

www.youtube.com/Leprofesseur

 

Skip to toolbar